Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Error when compiling Xilinx IP in QuestaSim

Status
Not open for further replies.

paulgiro

Newbie level 1
Joined
Sep 11, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
Hello,

I have a project in Vivado 2014.4 and am simulating in QuestaSim 10.3c. When I go to simulate, I get the following error when compiling in QuestaSim:

# ** Error: ...../blank_delay_32x7ram/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vh_rfs.vhd(46): Can't recompile existing unprotected design unit "dist_mem_gen_v8_0" as protected.

Has anyone else seen this error before? I cannot find anything about it. I have already tried recompiling the libraries and that did not work.

Thank you!
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,065
Helped
2,077
Reputation
4,171
Reaction score
2,030
Trophy points
1,393
Activity points
39,117
Sounds like you have some encrypted code. You may only be able to compile it in vivado
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top