Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

error during Qsys system generation

Status
Not open for further replies.

manihatn

Newbie level 3
Joined
Mar 19, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Hi ,
I wanted to explore NIOS 2 processor, so I started with NIOS 2 Hardware development tutorial (**broken link removed**). After I create the Qsys design, I am unable to generate the the hdl files for synthesis . It gets struck giving a warning

Warning: "No matching role found for jtag_uart_0:avalon_jtag_slave:dataavailable (dataavailable)"

But I cannot ignore the warning as the generation stalls.

Can someone provide me any suggestion on how to generate the files and why it happens and how to overcome this problem

Thanks for your time..

**********
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top