Error (CMD-036) in Design Vision

Status
Not open for further replies.
T

TH22

Newbie
Joined
Jul 23, 2020
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
Hello,
I have a question about synthesis in Design Vision.
After synthesis the VHDL source code in Design Vision I got the following error:
"Error: Value for list 'source_objects' must have 1 elements. (CMD-036)"
Click to expand...

How can I fix the issue?

Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…