Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

equivalent of vhdl for this verilog

Status
Not open for further replies.

omar-malek

Member level 5
Joined
Mar 24, 2007
Messages
89
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
French
Activity points
1,949
Hi to all

i cant find the equivalent of vhdl for this verilog



assign data0_bit_end <= (count >= data0_end_count);

data0_bit_end and count is vector of 16 bits.
thanks
 

permute

Advanced Member level 3
Joined
Jul 16, 2010
Messages
923
Helped
295
Reputation
590
Reaction score
268
Trophy points
1,343
Activity points
8,543
data0_bit_end <= '1' when (count >= data0_end_count) else '0';

vhdl will also force you to have the correct types. The systhesis tools should correctly report size errors, but I wouldn't rely on it.

this means you might need to import ieee.numeric_std.all, and then cast count/data0_end_count to unsigned -- unsigned (count) >= unsigned(data0_end_count).
 

omar-malek

Member level 5
Joined
Mar 24, 2007
Messages
89
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
French
Activity points
1,949
thank you
i want this equivalent please thank you in advance:

current_bit <= tx_packet_data[current_tx_bit];

bit_transition <= data1_bit_transition | (not current_bit & data0_bit_transition);
bit_end <= data1_bit_end nor (!current_bit & data0_bit_end);

and what is the equivalent of reg
and the different between reg and wire
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top