Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if I remembered correct, the EPI wafer is more expensive, while it will have better performance than the non-epi wafer in some fields, such as preventing latch up
Added after 8 seconds:
if I remembered correct, the EPI wafer is more expensive, while it will have better performance than the non-epi wafer in some fields, such as preventing latch up
Epi layer essentially reduces the 'substrate' resistance. this is good for many things, latch up prevention in noisy environments(radiation hardening) as well as noise reduction and providing better matching of device biasing ( since the voltage at one point along the 2 dimensional plane will be closer to that of other points within the plane, this is in regards to nfets body and source ties to ground / substrate)in my design group we use epi for every design as well as deep nwell or nburied layer for better isolation. but these drive up wafer costs.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.