EMI reduction design/layout techniques inside chip

[hung_wai_ming@hotmail.com]

emi reduction

Anyone has experience how to reduce EMI or increase EMC for a chip design?
I would like to know any circuit can be built inside chip to reduce.

 

[tony_taoyh]

What I know:

1) package design;

2) SSC: spread spectrum clocking.

 

[taofeng]

if you have voltage headroom, you can use LDO or series regulator to reduce the EMI seen from the power supply line. Moreover, you can even design on chip EMI filter according to your specification.

regards,


Junfeng

 

[hung_wai_ming@hotmail.com]

Hi Junfeng,

i have considered on-chip EMI filter. But looks like the LC value is too large to be able to integrate.

 

[taofeng]

Indeed, with large cap and inductor it is always not easy to integrate. Can you talk more about your EMI specs ?

regards,

Junfeng

 

[CDRCDR]

Isolating sensitive circuitry with digital part