Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Electrical Of Stress of FET

Status
Not open for further replies.
O

onejames

Newbie level 2
Joined
Apr 17, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
To reduce the inrush current of some small P-FET, if I make the gate voltage be fallen slowly by using 10uF capacitor to be connected to the gate pin through Ground, is this method safe? That is, can this method affect the FET EOS?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top