Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

efforts in synthesis

Status
Not open for further replies.

rashmidesai

Newbie level 5
Newbie level 5
Joined
Nov 23, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,329
hi all,
what do you mean by efforts which is used in timing for eg high effort low effort medium effort
 

efforts in synthesis mean the effort that will be used by the tool for a specific stage during our synthesis
say effort low the tool may do / perform very less optimization and redundancy clean and high would perform all tricks and optimization amd medium someway in between getting the best of both worlds.

The idea here is sometimes to save runtime or get a first cut netlist out or even just get see the rough instance count.
At times efforts are also modified in synthesis to achieve a netlist to pass formal verification - formality or lec. since heavy optimizations in synthesis may lead to aborts.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top