Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
efforts in synthesis mean the effort that will be used by the tool for a specific stage during our synthesis
say effort low the tool may do / perform very less optimization and redundancy clean and high would perform all tricks and optimization amd medium someway in between getting the best of both worlds.
The idea here is sometimes to save runtime or get a first cut netlist out or even just get see the rough instance count.
At times efforts are also modified in synthesis to achieve a netlist to pass formal verification - formality or lec. since heavy optimizations in synthesis may lead to aborts.