Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Effort level in cadence rtl compiler

Status
Not open for further replies.

nakshathra

Junior Member level 1
Junior Member level 1
Joined
Sep 4, 2013
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
134
synthesize –to_generic -effort <effort_level>

What does the effort level mean for the given syntax?
 

i just looked at the docs - generic mapping is primarily focussed on the datapath synthesis and depending on the effort you specify the optimization in your design will be executed.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top