Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Effect of Increase/decrease of rise/fall time of input to a Invertor

Status
Not open for further replies.

satyaprakash

Newbie level 4
Joined
Nov 8, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad
Activity points
1,309
Hi

I am glad to know the effect on output of the Buffer which is made by cascading two invertor ciruits with Increase/decrease of rise/fall time of input to the first invertor Invertor.
 

BradtheRad

Super Moderator
Staff member
Joined
Apr 1, 2011
Messages
14,306
Helped
2,823
Reputation
5,654
Reaction score
2,774
Trophy points
1,393
Location
Minneapolis, Minnesota, USA
Activity points
106,707
Re: Effect of Increase/decrease of rise/fall time of ipnut to a Invertor

Logic IC's are made to change state of their output as quickly as possible. It becomes more important at fast data rates.

From my experiments it didn't matter how slowly or quickly the input crosses the threshold between lo and hi. I found I was unable to obtain a middle output.

This assumes the output is not loading the IC supply pins so much as to cause peculiar influence back at the input.

Also it assumes no circuitry is installed to loop the output back to the input.

I tried out a circuit I saw, that made an analog application (amplifier) out of 3 inverters (digital). It was nothing more than a high ohm resistor. (With a lesser ohm value installed at the input). The last inverter produced analog waveforms riding a DC component equal to supply/2.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top