Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Edge detection using Combinatorial Logic

Status
Not open for further replies.

ravics

Advanced Member level 4
Joined
Sep 1, 2010
Messages
116
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Shangri-la
Activity points
1,852
Is there a way to design an edge detection digital circuit without using Sequential logic?
 

Hi ravics,

Sure : just an RC cell and a schmitt trigger.
 
  • Like
Reactions: ravics

    ravics

    Points: 2
    Helpful Answer Positive Rating
Thanks. Any way to implement using VHDL?
 

I think you can use an Xor gate logic to detect the edges.

Code:
Begin

A_bar <= not (A) after 2 ns;

Y <= A_bar XOR A;
Your difference will be detected by the XOR gate. Resulting output will show an impulse whenever you get +ve and -ve edges.
If this is what you expect....You can simulate this for accurate results.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top