Dynamic power dissipation using X power in xilinx ise

Thread starter microtronics7
Start date Mar 15, 2010

Status: Not open for further replies.

Mar 15, 2010

microtronics7

Junior Member level 1

Dear Sir,

I am simulating a multiplier in xilinx ise. i want to find dynamic power and plot it against time and frequency using xpower. But it shows 0 dynamic power. I used a clock to feed the inputs and generated a vcd file by the following codes in test bench;

$dumpfile("vcdfile.VCD");
$dumpvars(0, tb_generator_v.uut);

But often the vcd file shows to be 0 kb. When i use xpower to open it then it shows again to be 0 power.

Pls explain in detail since i am a novice.

Pls help!!!!

Status: Not open for further replies.

Similar threads

A
PCIe power supply in FPGA
- Started by aminpix
- Oct 31, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
Varying Verilog code simulation results in "Xilinx Vivado" compared to "Xilinx ISE"
- Started by FlyingDutch
- Sep 4, 2022
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Xilinx FPGA with Erased QR Code
- Started by strahd_von_zarovich
- Feb 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Dynamic power dissipation using X power in xilinx ise

microtronics7

Junior Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency