Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

dynamic latch comparator problem

Status
Not open for further replies.

oskar11

Newbie level 4
Joined
Feb 19, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,314
i made simulations of dynamic latch comparator. i connected vin- and vref- to vdd/2. if vin+ is greater than vref+, output is high but when vref+ is greater than vin+, output does not stay on zero, it follows clock signal. How can a solve this problem???
 

jiangxb

Full Member level 3
Joined
Apr 1, 2007
Messages
153
Helped
25
Reputation
50
Reaction score
4
Trophy points
1,298
Location
hangzhou, china
Activity points
2,075
can you give the schematic and simulation results and explain in more detail?
 

mahgoub

Full Member level 1
Joined
Oct 26, 2007
Messages
95
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,690
i don't think you have a problem first of latch comparators are implemented by two inverters connected in positive feedback connection they must be set every clock cycle to a certain value(vdd) so the comparator has two phases set to one
then the comparator output so in first case the is one
then it is set to one also in the second case the comparator is zero but in the set phase one so actually it is working fine second when you test a differential comparator the comparason is between the difference between each +,- so you should have
a common mode (dc input for the four inputs) and then the ac signal is compared .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top