Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Duty cycle control of the clock

Status
Not open for further replies.

taofeng

Advanced Member level 4
Joined
Mar 21, 2006
Messages
104
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,021
Hi,

I need some help to generate a clock signal with 50/50, 40/60, 30/70 , 20/80 and 10/90 duty cycle combination. thanks a lot !

jeffrey
 

You can adjust the PMOS and NMOS size to control the duty cycle of the clock.
Another way is to add RC delay cell at different node of inverter path to control the duty cycle.
 

RC time constant will change ur clock tym
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top