Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DSP Processor Architecture

Status
Not open for further replies.

RamHenry

Newbie level 1
Joined
Sep 13, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi All,
I need to know the various criterion on which processors are compared - like instruction set, Pipeline efficiency, Cache management data path and memory management.
What are the various benchmarking techniques?

Further I also want to know about the architecture of Quicksilver ACM architecture. They say that they use some kind of cool beans architecture and they have processing engines ( MuC,DSP based) and they can be programmed on the fly.
Can anyone untangle these puzzles.

Thanks in advance
RH
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top