Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Driving multiple (digital) gates

Status
Not open for further replies.

melkord

Full Member level 3
Joined
May 18, 2018
Messages
151
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,767
I have 1 NAND that need to drive 32 NORs and am using the available standard cells.
i am not sure with theShould I use larger NAND available in the library or design a buffer (even-numbered INV in series with increasing size)?
I think I should use buffer but the design example that I have uses 1 NAND with unknown fanout capability.

Please excuse me with this basic question.
If I need to post it in the Digital thread instead, please let me know.
--- Updated ---

From a quick reading, I got that using larger gate increase the input cap that must be driven by the previous circuit obviously.

I still would like to hear some suggestions.
 
Last edited:

A family of logic IC's has a certain amount of fanout capability. Different for TTL, CMOS, Low power Schottky, etc. It depends on how much current one output stage can provide, versus how much current is drawn by the inputs.

So is there any which can drive 32 gates? Haven't heard of any. Maybe 5 or 10 max.
 

There are plenty of solutions. A 74ACT244 for example will drive +/- 24 ma. ACT input current is typically 100 nA. That’s capable of way more than 32 gates.
 
I'm missing any consideration of intended switching speed as determining parameter for CMOS fan-out.
 

Yes, the maximum switching speed and load capacitance is the main determination of the maximum fanout, as the CMOS input current is generally negligible.
 

There is a standard method in ASIC and FPGA work for building clock trees
to solve this type of problem.

Google "fpga clock tree design", tons of ref material.

Other approaches -



Regards, Dana.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top