Drive and Slew Rate for SDRAM and other devices??

Thread starter paviljonac
Start date Oct 30, 2004

Status: Not open for further replies.

Oct 30, 2004

paviljonac

Junior Member level 1

slew rate + drive strength

hi,

fast slew rate is not ALWAYS better than slow slew rate. fast transitions can cause undesired reflection. on the other hand, by limiting drive strength one can avoid ground bouncing. this issue is critical when rating buses.

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
K
SDRAM on CycloneV
- Started by kerob_labs
- Nov 27, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
M
Looking for a communication project based on FPGA and PC and W5300
- Started by MLSD
- Aug 23, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Signal I/O standard for GTH and GTR
- Started by engr_joni_ee
- Aug 28, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

Drive and Slew Rate for SDRAM and other devices??

paviljonac

Junior Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency