Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC error in Cadence, fixing errors

Status
Not open for further replies.

wasaiwang

Newbie level 4
Joined
Dec 30, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,315
Hi,

for the following two DRC error:

1) Minimum ME1 area is 0.52 sq. um.

2) The Metal2 coverage must be less than 80% over local 50um*50um area step 25um.

How can I do to fix them?

Thanks alot.
 

DRC error in Cadence

1, add ME1 area

2, reduce desity of ME2 where desity more than 80%
 

Re: DRC error in Cadence

Dear egg, thanks for your reply.

But I am still wondering "how to" fix them?

Which steps it may takes to fix them (e.g., by using what kind of tool, which command).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top