Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
before your going to Place and Route ...do the sanity checks
zero wire load model we do the timing also we do reg2reg is positive or some margin....
and it's not more than 200ps or 500ps ,it' depend upon the top level timing margin