I am using xapp 1052 reference design for DMA transfer using PCIE. But I am unable to clearly understand what operations do the RX and TX modules do in the different states of the state machine. Can somebody explain the operations done in each states of the state machine??
I am trying to simulate the code. In the code for the RX section, there are states named BMD_128_RX_CPL_STRAD, BMD_128_RX_CPLD_STRAD and BMD_128_RX_CPLD_QWN. I am unable to identify the purpose of those states in the state machine!!