vsrpkumar
Member level 4
I am novice to design compiler
This is statement in design compiler
Ideal network propagation can traverse combinational cells, but it stops at sequential cells, even if the sequential cells are connected to ideal clock pins.
I have this doubts
1) If a combination circuit has two inputs,one input is ideal and another one is
non-deal .I think ideal network propagation stops.If so,can i get exact reason.
Correct me if iam wrong
2)The above statement in design compiler. Does this refers to data pin or clock pin.In (PrimeTime/Design compiler), timing arcs considered from clock pin to data output in flipflop.
This is statement in design compiler
Ideal network propagation can traverse combinational cells, but it stops at sequential cells, even if the sequential cells are connected to ideal clock pins.
I have this doubts
1) If a combination circuit has two inputs,one input is ideal and another one is
non-deal .I think ideal network propagation stops.If so,can i get exact reason.
Correct me if iam wrong
2)The above statement in design compiler. Does this refers to data pin or clock pin.In (PrimeTime/Design compiler), timing arcs considered from clock pin to data output in flipflop.