Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[General] Doubt in cadence can any one please help me

Status
Not open for further replies.
M

mvrthunder

Newbie level 5
Joined
Aug 5, 2013
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
48
hi friends
i am using cadence virtuso of gpdk90
when i checked the output of nmos connecting vdd to both gate and to the drain i am getting vdd on the source side also when i checked the output .

can any one explain me about this why i am getting vdd instead of vdd-vth?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top