Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess that double split guard ring is the guardring which consits of substrate contacts and from the well connected to gnd or vdd - depends n process (P/N substrates...) The reason is to trap carriers before those can cause any harm like triggering on latchup for example.
width - I know about short channel effects but width....
The only think is that during processing you have a mismatch so two neigboring devices can have slightly different W. If you consider W=1um then 10% change has more effect on device performance and matchiing then in case of W=100um
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
