double precision floating point with PowerPC 405 (XC4VFX12)

Similar threads

• S

  Floating point IP cores Latency problem

  • Started by Soh_bhat
  • Mar 28, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  My VHDL Code is giving unexpected value after simulating with Floating point IP cores

  • Started by Soh_bhat
  • Apr 1, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

  • Started by mhmert
  • Aug 17, 2023
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  synplify issue with xci import

  • Started by skyworld_cy
  • Feb 7, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• C

  need help with verilog coding a morse code to ascii decoder

  • Started by combat5
  • Tuesday at 8:39 PM
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design