Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does Xilinx's Spartan-IIE support gated clock design?

Status
Not open for further replies.

no_mad

Full Member level 5
Joined
Dec 10, 2004
Messages
272
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Activity points
2,439
gated clock xilinx

Hi all,

Can ISE handle clock muxing design?

Please enlighten me.

Thanx in advance,
-no_mad
 

calong

Newbie level 2
Joined
Sep 30, 2005
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
u should goto www.xilinx.com and search for "gated clock",gated clock was always used in low consumed power ASIC design, the "gated clock" write by yourself has some problem in FPGA and slow down your clock speed.
 

it_boy

Full Member level 3
Joined
Jul 18, 2002
Messages
173
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,261
Hi no_mad,
SpartanII2 does not support standard clock multiplexers (BUFGMUX) that is available in the later devices, but you can still use gated clocks in your designs (synthesis tool does not error out), but tool will warn you as the skew while using gated clocks is difficult to determine.
Depends mainly on your design and frequency of operation and how you floorplan if necessity arises.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top