Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does oversampling ADC require S/H circuit?

Status
Not open for further replies.

ee484

Full Member level 3
Joined
Jan 4, 2005
Messages
153
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Activity points
1,559
Hi, does delta-sigma ADC requires S/H circuit? (Discrete-time)

Any good reference?
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,519
Helped
14,272
Reputation
28,807
Reaction score
12,976
Trophy points
1,393
Location
Bochum, Germany
Activity points
280,610
No, as the DS circuit is already sampling the input signal.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,519
Helped
14,272
Reputation
28,807
Reaction score
12,976
Trophy points
1,393
Location
Bochum, Germany
Activity points
280,610
It may depend on the circuit, if an explicite S/H or T/H stage is required. In an abstracted signal processing analysis, input signal sampling is implied with discrete time DS modulators anyway. Thus I agree.
 

ee484

Full Member level 3
Joined
Jan 4, 2005
Messages
153
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Activity points
1,559
I agree that it requires AAF, but S/H as well??
Can Anyone recommend paper/dissertation that uses S/H for DS modulator?
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,519
Helped
14,272
Reputation
28,807
Reaction score
12,976
Trophy points
1,393
Location
Bochum, Germany
Activity points
280,610
I don't remember a circuit with explicite S/H, but time-sampling is often shown as first stage in a discrete-time DS ADC block diagrams.

This is the case e. g. in Rabii/Woley The design of low-voltage, low power sigma-delta modulators. The circuit actually used in their experimental implementation has a differential SC integrator as first stage with two inputs, one for the signal and one for the feedback. That's an example of the DS circuit is already sampling the input signal, as I mentioned. From a circuit design viewpoint, I would say, the S/H stage is omitted, but you may say, the SC integrator is a S/H, if you like.
 

caosl

Advanced Member level 4
Joined
Mar 26, 2006
Messages
115
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
1,969
Switch capacitor circuit sample the signal already. I think it needn't the S/H stage.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top