Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It may depend on the circuit, if an explicite S/H or T/H stage is required. In an abstracted signal processing analysis, input signal sampling is implied with discrete time DS modulators anyway. Thus I agree.
I don't remember a circuit with explicite S/H, but time-sampling is often shown as first stage in a discrete-time DS ADC block diagrams.
This is the case e. g. in Rabii/Woley The design of low-voltage, low power sigma-delta modulators. The circuit actually used in their experimental implementation has a differential SC integrator as first stage with two inputs, one for the signal and one for the feedback. That's an example of the DS circuit is already sampling the input signal, as I mentioned. From a circuit design viewpoint, I would say, the S/H stage is omitted, but you may say, the SC integrator is a S/H, if you like.