Does the source latency (Not the network) have to be reduced in all designs or are there any cases where higher source latency actually happens to be good for the design.
It is better to be as short as possible, to reduce the power consumption with less cell.
In practical design, clock devider modules usually placed near the PLL output.
Lenthening the clock source delay is rarely found.