does anyone know this circuit

[vale]

It resemble a bipolar Brokaw bandgap structure. But I have not find any literature discribing it. Can anybody give any infomation?

 

[Humungus]

It is a voltage reference. If N-Mos transistors were replaced by npn, it would be a bandgap.

 

[SkyHigh]

The PMOS transistors in the upper circuit are biased as pull-up resistors in a string, with gate tied to ground, Vth to Vdd. Each string to a NMOS in the lower circuit. Vth tied Vdd is intended to minimise leakage current to the extreme. The string resistance is equal to 3.Ron(PMOS). This is different from the current mirror (active load) which consumes power.

PhD MSc DIC (Imperial College London) BEng(Hon) Manchester

 

[vale]

hi skyhigh,
what's the meaning of 'Vth tied Vdd'?

 

[SkyHigh]

MOS has 4 terminals namely Gate, Drain, Source and Threshold. Vth is connected to Threshold to bias the well/bulk/substrate of the MOS transistor.

The above circuit shows that Vth is tied or connected to Vdd (supply voltage).

 

[flushrat]

Four terminals are Gate, Drain, Source and bulk, and what does "Threshold" mean?
And vth is a threshold voltage, how can say is connected to vdd?

MOS has 4 terminals namely Gate, Drain, Source and Threshold. Vth is connected to Threshold to bias the well/bulk/substrate of the MOS transistor.

The above circuit shows that Vth is tied or connected to Vdd (supply voltage).

 

[SkyHigh]

Four terminals are Gate, Drain, Source and bulk, and what does "Threshold" mean?
And vth is a threshold voltage, how can say is connected to vdd?

You either quoted wrongly or you are seeing things.
I never said bulk is one of the 4 terminals. Look carefully at my previous post again, I only said Gate, Drain, Source and Threshold are the 4 terminals of MOS.

Can't you see the threshold terminal of the PMOS is connected to Vdd in the circuit?

It's threshold terminal. If you are not convinced, you can check IEEE standard symbols and any popular textbooks. You need a terminal to connect to bulk to bias the bulk for threshold voltage, this terminal is called threshold terminal.

Added after 52 minutes:

Perhaps the book you are using is Jan Rabaey's book, Bulk is your 4th terminal.

To me, Threshold or Body is the 4th terminal. Since it is a terminal that connects to body or bulk, it doesn't really matter.

The circuit above has the PMOS's threshold, body or bulk tied to Vdd, this is assumed knowledge just liks NMOS's body is tied to Ground.

To me, source-body or source-bulk voltage is threshold voltage Vth. The switching threshold voltage is VTn for NMOS, VTp for PMOS.

Your conventions could be different from mine.

Added after 3 minutes:

Perhaps you mistook my Vth as the switching threshold voltage VTn or VTp, which I would usually used in general VT, or VTp or VTn in specific.

 

[qutang]

I think this circuit using current mirror to get the delta Vgs.

 

[willyboy19]

Hi SkyHigh, maybe you are living in a completely different world -- we don't call the fourth terminal of MOS transistor as 'threshold'. It is called the 'bulk' here in the United States and many other places! I am sure over 90% of all the analog IC literatures would use this convention.

The circuit itself is a constant gm bias circuit, i.e. the bias current is determined by the aspect ratio of two NMOS transistors and the resistor.

 

[flushrat]

To SkyHigh
I never say that you say the the 4 terminals are .... and bulk. Look at my centence clearly. I think most people use bulk for the 4th terminal. Your words just made me confused. Now I'v known our conventions are different and understood your meaning.


If the pmos are used as current mirrors, this circuit can serve as constant-gm biasing or ptat source. ie if the two nmos work in saturation region, it is a constant-gm circuit, refer to page 248-251 in "analog integrated circuits design" by Ken Martin. If the two nmos work in sub-threshold region. The I-V function of nmos is just like bipolar transistor(exponential relation) and it is a ptat source.

But here why use three series pmos? The top pmos are in triode region and can't consist current mirror.

 

[SkyHigh]

The PMOS transistors are biased in triode region as string resistors per NMOS. The PMOS transistors are not connected as current mirrors.

 

[mircea]

this is a simple volatge reference.
all the pmos are always on, so the voltage in m7 drain is close to vdd. then setting the vref you set a refernce voltage at the output. r1 and r2 also form a resistive divider.

 

[starcoming]

who can explain this circuitry?
Why does it assume delta Vgs rather than delta Vbe?