Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well, that depends on the design. If you look at the PCI spec, you'd see that the arbitration scheme uses a nested state machine to service two levels of devices.
it is really depends what you trying to achieve, if you are concerning performance ie (speed) then no, if you are concerning code readability then it will help, also if you have a lot's of stages and speed is not an issue I would recommended to use small MCU something like 8051, or PICO blaze or MICO from lattice, also MCU, can take of a lot's other thinks in your design, just try to minimize processor-processor communication (if there are more then one) because multriprocessors system it is totally different world...
Good lack
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
