Dividing a Basic Clock in FPGA

[royvincent]

Hi all,

I have a 10MHz basic clock. What I need is a very low frequency synchronized clock say 1Hz derived from it. Can you please provide me a VHDL code for this.

Thanks

 

[TrickyDicky]

try using the MSB of a counter