Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

(Discussion)The position of the matched filter.

Status
Not open for further replies.

sidney.yu

Newbie level 1
Joined
Feb 28, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
digital matched filter

Hay, guys. Recently I have met some problems in designing the algorithm of carrier recovery loop, that is , can the matched filter be placed before carrier recovery loop? Since before carrier frequency and phase offset are compensated, the spectrum of the received signal is shifted, I think if pass this kind of spectrum to the matched filter (Square Root Raised Cosine), some part of the useful spectrum will be filtered out, and this will influence the performance of the CR loop (even can not work). But I do see many papers in which the matched filter is put before CR loop. Why? It is so strange. What is ur opinion?
 

The carrier recovery is achieved together with timing recovery in DSSS.

The reason is the SNR in DSSS is quite low, which makes the carrier recovery loop difficult to get a correct results
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top