Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If this is a PMOS with and N+ diodes...then the diode must be placed outside the N ring in order to avoid short connection to the nwell. If this passes LVS then it must be right to place them outside the N+ ring. You can also connect them totally outside the N+ and P+ ring and it'll be the same layout i guess.