Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

digital logic necessary for the specification

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
Within 20 clock cycles maximum five times we can assert high an output named Activate. Again each time the Activated is asserted high, starting from that time instant maximum five times Activate can be asserted within 20 clock cycles of assertion of activate. Same will continue each time Active is asserted. Can anyone suggest a digital logic for this?

Regards
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
5,180
Helped
1,118
Reputation
2,248
Reaction score
1,123
Trophy points
1,393
Location
California, USA
Activity points
28,356
Can you restate the question or maybe draw a timing diagram; it's not really clear what you are asking.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top