Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

digital logic gates.

Status
Not open for further replies.

Bhuvanesh Nick

Member level 1
Member level 1
Joined
Aug 22, 2013
Messages
33
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
201
i seen in it in a page it is mentioned we are using positive logic systems that is above +2v for on and below 0.8 to for off.but in below statement its said to ground for 0 .if i do so it looks like - voltage ..help me plzz

"we can define the ideal Digital Logic Gate as one that has a "LOW" level logic "0" of 0 volts (ground) and a "HIGH" level logic "1" of +5 volts and this can be demonstrated as:"
 

The statement above is in regard the IDEAL GATE but in physical world we don't have Ideal behaviors hence we use approximation.

also the logic levels for different IC family like TTL, ECL, CMOS etc. are different. hence first understand logic three levels.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top