Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Diffrence between hold time and D-Q delay?

Status
Not open for further replies.

jayjavan2003

Newbie level 3
Joined
Sep 23, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Hi, I could not understand the difference between hold time and D to Q delay time in DFF and what factors affects hold time?
 

jayjavan2003 said:
Hi, I could not understand the difference between hold time and D to Q delay time in DFF and what factors affects hold time?

Hi,
Hold Time (Th) is the minimum time interval for which the input signal must be stable (unchanging) following the sampling event of the clock for the input signal to be recognized correctly.

I think D-Q dely is 'latency'.But it is not 100% correct I am sure. Lets wait for others reply.

You can also refer these links..

**broken link removed**
https://www.eecs.berkeley.edu/~newton/Classes/CS150sp97/lectures/week2_1/tsld006.htm
https://www.velocityreviews.com/forums/t22483-setup-vs-clocktooutput-time-vs-hold-time.html

-Sharon
 

Do you mean Clock-to-Q delay instead of D-to-Q delay? That's usually the timing measurement designers are concerned with for flip flops.
 

I mean how to calculate hold time and d-q delay.
 

As gliss said, you may mean clk->q delay. There is no path from d->q in a flop. When a signal enters the d pin it stops inside the flop and does not come out the q pin until the next cycle.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top