Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differential demodulator design

Status
Not open for further replies.

imrankhanPNU

Member level 1
Joined
Feb 21, 2018
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
461
Hello everyone,
I am designing LPF based differential demodulator(LPF_DDM) to retrieve differentially modulated signals, which are on-chip capacitive isolated [shown]. LPF_DDM includes a differential amplifier, LPF, and Schmitt trigger. I designed a two-stage opamp [specification below], as a differential amplifier. Simulation results of the 2-stage opamp matched with desired specifications (GBW, Phase margin, gain, etc ). However when the differential modulated signals are given as input, then opamp does not work.
Is my 2-stage opamp design and/or design parameters adequate for differential modulated input signal?

Thanks.

Design Parameters:
Input common mode range: ICMRmax = 4V; ICMRmin = 1.5V ; Load capacitance =2pF ; Gain = 1000/60db ; Slew-rate (SR) = 20v/usec. GBW=30MHz
Phase margin (PM)>= 60-degree
 

Attachments

  • Schmatics of 2-stage Opamp.JPG
    Schmatics of 2-stage Opamp.JPG
    24.3 KB · Views: 100
  • Simulation result of 2-stage Opamp.JPG
    Simulation result of 2-stage Opamp.JPG
    122.3 KB · Views: 99
  • Result when diffenentail signal is given as input.JPG
    Result when diffenentail signal is given as input.JPG
    134.5 KB · Views: 102

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
50,786
Helped
14,600
Reputation
29,475
Reaction score
13,680
Trophy points
1,393
Location
Bochum, Germany
Activity points
290,842
The role of the shown OP in your demodulator design isn't clear, It would be helpful to see an overall diagram.

Obviously the OP input is completely overloaded with this high level signal. Also you are operating the amplifier as comparator (no negative feedback), why you have frequency compensation?
 

imrankhanPNU

Member level 1
Joined
Feb 21, 2018
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
461
The role of the shown OP in your demodulator design isn't clear, It would be helpful to see an overall diagram.

Obviously the OP input is completely overloaded with this high level signal. Also you are operating the amplifier as comparator (no negative feedback), why you have frequency compensation?
Thanks, @FvM for your yesponse. The figures attached will give an overall idea of what I want to do ultimately.
I understand that the input is high, but I cannot lower it because of the design requirement (message signal is 5V). Any suggestion to demodulate this diff signal with the magnitude of 5V?
 

Attachments

  • 4.JPG
    4.JPG
    84.2 KB · Views: 89
  • 5.JPG
    5.JPG
    19.7 KB · Views: 97

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
50,786
Helped
14,600
Reputation
29,475
Reaction score
13,680
Trophy points
1,393
Location
Bochum, Germany
Activity points
290,842
Unlikely that you have 5V signal after the capacitive barrier. And you need for a DC bias circuit at the amplifier respectively comparator input.

Still unclear how the demodulation works, the OP is only for amplification and common mode suppression.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top