Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differential Amplifier

engrgalvez21

Newbie
Joined
Sep 15, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
What could be the problem in this design? All MOS are in saturation but the Gain is dropping drastically. Bias current is 1uA.
 

Attachments

  • EDA.PNG
    EDA.PNG
    127.9 KB · Views: 33
  • EDA1.PNG
    EDA1.PNG
    63.3 KB · Views: 30

AMS012

Full Member level 3
Joined
Oct 29, 2012
Messages
179
Helped
40
Reputation
80
Reaction score
41
Trophy points
1,308
Location
India
Activity points
2,317
You seem to have blown up the device sizes a lot (vdsat is very low compared to vth) That might be causing lower bandwidth than what you might be expecting to see.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,770
Helped
14,307
Reputation
28,877
Reaction score
13,035
Trophy points
1,393
Location
Bochum, Germany
Activity points
281,637
A "drastic gain drop" over frequency can be expected anyway if you operate a MOSFET in common source circuit with ro as only real load. Presently we don't have even a remote idea which specification you want achieve.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top