Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

different mbist and logic bist

Status
Not open for further replies.

soloktanjung

Full Member level 6
Joined
Nov 20, 2006
Messages
364
Helped
51
Reputation
100
Reaction score
43
Trophy points
1,308
Location
nowhere
Activity points
3,194
hi,

im newbies and interested in this area. i've some question.

1- what is the different between mbist and logic bist? is it possible to use this two method simultaneously in the design?

2- from my previous reading, bist can be design at logic level and rtl. what about behavioral level?

correct me if im wrong.

thx a lot bro!
HAIRO
 

yln2k2

Member level 5
Joined
Sep 22, 2006
Messages
89
Helped
13
Reputation
26
Reaction score
3
Trophy points
1,288
Activity points
1,822
Hi ,

BIST : Bilt In Self Test

MBIST : Memory Bist
Logic Bist : Bist for Logic testing (Hard Macro testing).

One design can have both .

2) BIST should be synthesizable so that it will go to silicon.

Thanks & Regards
yln
 

soloktanjung

Full Member level 6
Joined
Nov 20, 2006
Messages
364
Helped
51
Reputation
100
Reaction score
43
Trophy points
1,308
Location
nowhere
Activity points
3,194
hi,

to implement BIST, we insert the algorithm in the specification and then synthesize it?

am i right?

sincerely, i'm confuse about step by step to include BIST in the design process.

thx a lot.
HAIRO
 

anishrai

Member level 1
Joined
Nov 13, 2006
Messages
37
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,475
The Memory BIST is comprised of controller logic that uses various
algorithms to generate input patterns that are used to exercise the memory
elements of a design (say a RAM). The BIST logic is automatically
generated, based upon the size and configuration of the memory element. It
is generally in the form of synthesizable Verilog or VHDL, which is inserted
in the RTL source with hookups, leading to the memory elements. Upon
triggering, the BIST logic generates input patterns that are based upon predefined
algorithm, to fully examine the memory elements. The output result
is fed back to the BIST logic, where a comparator is used to compare what
went in, against what was read out. The output of the comparator generates a
pass/fail signal that signifies the authenticity of the memory elements.
Similar to memory BIST, logic BIST uses the same approach but targets the
logic part of the design. The logic BIST uses a random pattern generator to
exercise the scan chains in the design. The output is a compressed signature
that is compared against simulated signature. If the signature of the device
under test (DUT) matches the simulated signature, the device passes
otherwise it fails. The main advantage of using logic BIST is that it
eliminates the need for test engineers to generate huge scan vectors as inputs to the DUT. This saves tremendous amount of test time. The disadvantage is
that additional logic (thus area) is incorporated within the design, just for
testing purposes.
 

soloktanjung

Full Member level 6
Joined
Nov 20, 2006
Messages
364
Helped
51
Reputation
100
Reaction score
43
Trophy points
1,308
Location
nowhere
Activity points
3,194
ok thanks.

that give me some idea how my project going to be.

regards,
hario
 

laglead

Full Member level 5
Joined
Feb 21, 2006
Messages
265
Helped
22
Reputation
44
Reaction score
8
Trophy points
1,298
Activity points
2,693
I think behavioral level can do
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top