Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differences between implementation of full-chip and block

Status
Not open for further replies.

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Full-chip and block

Hi,

Please anybody clarify below doubt clearly.

What differences found during implementation of full chip & block level chip.

Thanks in advance.
 

kapil_vlsi1

Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
Re: Full-chip and block

Hi,

Block-Level Design is nothing but Flat Design which is without a hierarchy i,e, without sub modules or blocks.

Top-Level or Full chip is one which is a integration of modules or blocks. This obviously will consume more run time and memory consequently more area and power.

Thanks,
KAPIL B
 

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Re: Full-chip and block

Thanks kapil,but I want that during floorplan,placement,cts (clock tree build),Routing,extraction like this at each stage how we implement for full chip & block level.I.e what are the differences (according to implementation) find for fullchip & block.
Regarding this if anybody had good material please upload here.
 

kapil_vlsi1

Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
Re: Full-chip and block

can u be more specific
 

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Re: Full-chip and block

I am not asking about flat level design & hierarchy level design.I am asking about differences between implimentation of full chip and block.Because I worked for block.But I want to know full details about each stage implementation of full chip.
 

ljxpjpjljx

Advanced Member level 3
Joined
May 5, 2008
Messages
972
Helped
80
Reputation
162
Reaction score
55
Trophy points
1,308
Location
Shang Hai
Activity points
4,679
Re: Full-chip and block

fullchip verification and block lever is different!
 

kapil_vlsi1

Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
Re: Full-chip and block

go through jupiterxt lab guide if u want to know more abt full-chip and go through Astro for block-level.
 

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Re: Full-chip and block

Hi Kapil,

Please upload jupiterxt lab guide & astro meterila here.
 

kapil_vlsi1

Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
Re: Full-chip and block

hi,

which P & R tool do u use.

Thanks,

KAPIL B
 

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Re: Full-chip and block

Hi Kapil,


I am working with magma blastfusion P & R tool
 

kapil_vlsi1

Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
Re: Full-chip and block

Then go through Blast Plan Pro Ducumentation. U will how hierarachial design is implemented in Blast-Plan Pro. Go through the flow of Blast Plan pro in Molten. U will get better picture. Hope this helps.
 

xlxlyu

Junior Member level 2
Joined
Mar 23, 2007
Messages
21
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,380
Re: Full-chip and block

you may divide your design into several module according to different function,
we can treated one function module as a block, and all function module as Full-Chip
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top