Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference in frequency of clock

Status
Not open for further replies.

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
222
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
Hello,

Why does the difference come in the frequency when the clock is unconstrained in different fpga's (altera, xilinx) when a module is synthesized? Even the architecure is different for different fpga's i believe the clock should be the same. is it right anway?
 

Prasanna Kumar

Member level 3
Joined
Dec 30, 2004
Messages
58
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
686
The clock is generated differently in different FPGA's with diffferent frequency, due to that there would be offcourse change in the frequency

regards
 

Kulprashant

Member level 3
Joined
Mar 28, 2005
Messages
59
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,813
hi,
no it should be different for different fpgas.

with regards,
kul.
 

tkbits

Full Member level 5
Joined
Dec 4, 2004
Messages
242
Helped
39
Reputation
78
Reaction score
2
Trophy points
1,298
Activity points
2,209
Are you talking about operating frequency or maximum operating frequency?

Operating frequency is not determined by the FPGA. It's determined by the clock signals that are supplied to the FPGA.

Maximum operating frequency is dependent on speed of logic, and on routing delays.
 

Renjith

Full Member level 3
Joined
Jan 3, 2005
Messages
173
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Location
India
Activity points
1,710
eeeraghu said:
Hello,

Why does the difference come in the frequency when the clock is unconstrained in different fpga's (@ltera, xilinx) when a module is synthesized?

As the architectures differ, so does the delay of the logical/routing elements.
so we cannot assume for the same performance for a particular design on these different targets. so even it ur clock is unconstrained, the synthesis tools will give different values.
 

claint

Member level 5
Joined
May 21, 2004
Messages
94
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
762
If you unconstrained the design, it is hard to estimate the frequency.
 

Sparc

Member level 5
Joined
Apr 11, 2005
Messages
90
Helped
16
Reputation
32
Reaction score
2
Trophy points
1,288
Location
out of reach..
Activity points
2,295
If the essence of this Qn is "To synthesize same module on different FPGAs", then Max. Clock Frequency (operating) depends on Technology & Speed Grade of FPGA device being targetted.
And if the essence is "To synthesize same module with Constrained and Unconstrained Clocks", then Synthesis tool tries to achieve the best results of Max Op. Freq. for unconstrained clock, depending on the Optimization Goal. While in case of Constrained Clock, it tries to achieve the same with reference to the Constrained clock frequency. Please correct me if something didn't click..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top