Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference bwteen $include and `include in system verilog files

Status
Not open for further replies.

mail4idle2

Full Member level 4
Full Member level 4
Joined
Oct 20, 2012
Messages
200
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,298
Visit site
Activity points
2,173
what is the Difference in usage of $include and `include in system verilog files
 

Re: Difference bwteen $include and `include in SystemVerilog files

There is no such thing as $include in SystemVerilog.

Did you mean import versus `include?

I have a blog article about that.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top