Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between task and function in system verilog

Status
Not open for further replies.

vijvisv

Newbie level 5
Joined
May 21, 2008
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
systemverilog function

what is the difference between task and function in systemverilog.
I am so confused where to use task and where to use function in system verilog.
I am involved with verification of some IP in sytem verilog..
 

difference between task and function in verilog

In function statement you have no time information while it is the case for task statement.

Tasks are generally used for testbench generation while function maybe be used for wire or register calculation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top