Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

difference between stray, parasitic and coupling capacitance

Status
Not open for further replies.

srisrisri

Junior Member level 3
Joined
Mar 23, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
193
hi all,

as the name of the topic indicates, i want to know the difference between the stray capacitance, parasitic capacitance and coupling capacitance with ASIC as the referance. can any knowledgable person explain them to me?

thanks for listening to me.
SREE
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,550
Imagine that there are two wire wires in the same metal level on chip running in parallel. Than these two wires have a mutual capacitance and a capacitance to substrate. The first one is called coupling and the second one area. If you take into account only one wire its parasitic cap is made of a parallel plate component and a edge component. Therefore these caps are specified as fF/um^2 and fF/um. If a single minimum dimension wire has a total capacitance made of edge and area you can estimate the load of a buffer by calculating wire total wire lenght. If a second wire runs in parallel some of the cap is now redistributed to him. At 1 micron that made about 20%. At 0.1 micron this made about 80%. That is because the aspect ratios of the wires reverse. But now you can not rely on calculating your timing impact in your ASIC by measuring the wire lenght. In addition to that you have to verify that the buffer is strenght enough to reduce the noise introduced by coupling. That boost you up in a new dimension of verification problems. The cause is well known but the tools are far behind for million gate designs.
 

tlihu

Full Member level 6
Joined
Jan 2, 2002
Messages
336
Helped
18
Reputation
40
Reaction score
13
Trophy points
1,298
Activity points
2,258
So, no question for coupling cap.

Parasitic cap means the cap to GND/substrate while the rest (Cgd, Cgs, etc.) called stray cap. Am I right?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top