Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
DFM is one of the most used and abused buzzword today. This started when foundries where ramping up 0.13um production, many designs where hit with low yield problems. To improve yields, some design rules were modified. These design rules are sometimes referred to as DFM rules.
At the same time, CAD tool vendors started to write software that would help improve yield, or check for potential problems. They also market these tools under DFM.
There are also some design techniques that can help yield, such as memory redundancy and logic reconfiguration, which again may be thrown under the DFM world.
to be frank with you..the rejection ratio of chips are high when the Design rules arent meet. well.. i feel proto typing with a FPGA before actual implementation on ASIC would always help..
DFM is more appropriate.. perfecting and crafting is always evolving )
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
)