Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between DRC & DFM rules

Status
Not open for further replies.

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
dfm rules

can anybody help me by explaining the differences b/w DRC & DFM rules.
 

dr_dft

Member level 5
Joined
Aug 10, 2005
Messages
87
Helped
18
Reputation
36
Reaction score
16
Trophy points
1,288
Activity points
2,343
dfm drc

DFM is one of the most used and abused buzzword today. This started when foundries where ramping up 0.13um production, many designs where hit with low yield problems. To improve yields, some design rules were modified. These design rules are sometimes referred to as DFM rules.
At the same time, CAD tool vendors started to write software that would help improve yield, or check for potential problems. They also market these tools under DFM.
There are also some design techniques that can help yield, such as memory redundancy and logic reconfiguration, which again may be thrown under the DFM world.
 

    V

    Points: 2
    Helpful Answer Positive Rating

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
dfm rules asic

dr_dft, i feel DRCs are formed/generated by lib vendors based on manufacturability, like min / max via, distance b/w via & diffusion etc..

i'm not getting why yield gets reduced even if DRCs r met. please clarify.
 

arunragavan

Advanced Member level 1
Joined
Jul 1, 2004
Messages
417
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
Activity points
5,030
to be frank with you..the rejection ratio of chips are high when the Design rules arent meet. well.. i feel proto typing with a FPGA before actual implementation on ASIC would always help..

DFM is more appropriate.. perfecting and crafting is always evolving :))

with regards,
arun
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top