Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between c and verilog

Status
Not open for further replies.

vijay deepak

Newbie level 1
Joined
Feb 11, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,286
hello, can anybody please tell me THE DIFFERENCE BETWEEN C AND VERILOG (how they model time)
 

zealotzy

Newbie level 3
Joined
Feb 26, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
hi vijay:
C and VERILOG are totally differently. C is a general-purpose computer programming language while Verilog is a HDL(Hardware description language).
 

shwetha100

Junior Member level 1
Joined
Mar 9, 2010
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Florida
Activity points
1,410
Hi Vijay,

Verilog is concurrent whereas C is sequential.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top