Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Diff. pair using ideal load?

Status
Not open for further replies.
A

AMSA84

Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Activity points
6,178
Hi guys,

I would like to simulate the mismatch of a diff. pair using MC to check the mismatch effect on it. So I was thinking if it would be possible to use the ccvs and vcvs as a load for the diff. par.

Has anyone tried to do this before?

Regards.
 

Or using a simple and perfect resistor from analog lib will be enough to eliminate any mismatch coming from the load and assess only the input pair mismatch?
 

Any of them: vcvs, ccvs or resistor for in- & output.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top