Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Warning: There were 630 faultable pins lost due to tied gate optimizations. (M126)
There were 129015 primitives and 2434 faultable pins removed during model optimizations
Warning: Rule B7 (undriven module output pin) was violated 605 times.
Warning: Rule B8 (unconnected module input pin) was violated 1090 times.
Warning: Rule B9 (undriven module internal net) was violated 201 times.
Warning: Rule B10 (unconnected module internal net) was violated 754 times.
Warning: Rule N16 (overspecified UDP) was violated 1 times.
Warning: Rule N23 (inconsistent UDP) was violated 1 times
run_atpg basic_scan_only
***********************************************************
* NOTICE: The following DRC violations were previously *
* encountered. The presence of these violations is an *
* indicator that it is possible that the ATPG patterns *
* created during this process may fail in simulation. *
* *
* Rules: N23 *
**********************************************************
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.