when doing DFT scan insertion which of the following is true or is a better approach:
1. Up to three additional pins are required to implement this type of scan. Only the SCAN ENABLE pin must be dedicated; the remainder of the pins(scan in, scan out) can be shared with primary inputs and outputs.
2. Up to four additional pins are required to implement this type of scan. Only the TEST MODE pin must be dedicated; the remainder of the pins(scan en, scan in , scan out) can be shared with primary inputs and outputs.
I think second approach is better. Since you'll need test_mode control to make the internal clock generating/distributing logic to switch to test_clock, and also make reset controllable.
Another approach may be followed, wherein no top-level pins need to be dedicated for scan-enable.
The scan-enable can be configured to be from an internal register. Programming of this may be done serially using JTAG, wherein a new instruction may be defined so as to configure the internal register..
Another approach may be followed, wherein no top-level pins need to be dedicated for scan-enable.
The scan-enable can be configured to be from an internal register. Programming of this may be done serially using JTAG, wherein a new instruction may be defined so as to configure the internal register..