Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DFT Reset Constraints Handling in Spyglass DFT SGDC

whizkid123

Junior Member level 2
Joined
Oct 6, 2011
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Singapore
Activity points
1,420
Hi all,

I have a problem in defining RESETs in Spyglass DFT flow. Can any body point to me the correct way of defining the Resets in the flow.

Thanks
 

shalin mandiwala

Junior Member level 3
Joined
Jun 15, 2015
Messages
26
Helped
7
Reputation
14
Reaction score
7
Trophy points
3
Activity points
196
Hi,

Have you tried using below for defining resets in Spyglass DFT?

reset -name "scan_rstn" -value 0
test_mode -name "scan_rstn" -value 1 -scanshift'

Hope it helps!

-Shalin
 

whizkid123

Junior Member level 2
Joined
Oct 6, 2011
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Singapore
Activity points
1,420
Thanks Shalin.

The below update has been done in SGDC, it helped in shift violations but not in capture violations.
Still I am getting violations in Capture - "Reset/Set to XXX flops is not controlled in Capture Mode"

Reset Scheme is as below -
IO --> PAD --> Scan Mux --> Flop

Now I have defined the constraints as below -
reset -name "PAD.scan_rstn" -value 0
test_mode -name "PAD.scan_rstn" -value 1 -scanshift'

Still the issue in Capture Mode persists.



Hi,

Have you tried using below for defining resets in Spyglass DFT?

reset -name "scan_rstn" -value 0
test_mode -name "scan_rstn" -value 1 -scanshift'

Hope it helps!

-Shalin
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top